VSD – Pipelining RISC-V with Transaction-Level Verilog
- All prices mentioned above are in United States dollar.
- This product is available at Udemy.
- At udemy.com you can purchase VSD - Pipelining RISC-V with Transaction-Level Verilog for only $15.00
- The lowest price of VSD - Pipelining RISC-V with Transaction-Level Verilog was obtained on December 19, 2025 8:21 pm.
VSD – Pipelining RISC-V with Transaction-Level Verilog
$34.99
Description
-
Didn't find the right price? Set price alert below
Set Alert for Product: VSD - Pipelining RISC-V with Transaction-Level Verilog - $15.00
VSD - Pipelining RISC-V with Transaction-Level Verilog
★★★★★
$15.00 in stock
Udemy.com
as of December 19, 2025 8:21 pm
Front end VLSI design can’t get easier than this
Created by:
Kunal Ghosh
Digital and Sign-off expert at VLSI System Design(VSD)
Digital and Sign-off expert at VLSI System Design(VSD)
Created by:
Steven Hoover
Founder, Redwood EDA
Founder, Redwood EDA
Rating:4.14 (89reviews)
744students enrolled
What Will I Learn?
- Students will be able to use and implement concepts of pipelining using TL-verilog language and Makerchip platform
- Build their own verilog models for IP's using a simpler and powerful Verilog design environment
Requirements
- You should know basics of digital design like flip-flops, gates, clock, etc.
- You should have finished RISC-V ISA - Part 1a course on Udemy if new to CPU microarchitecture
- You should have a modern web browser like chrome, and login to Makerchip to ensure compatibility
Target audience
- Anyone who wants to learn transaction-level verilog
- Anyone who wants to stay ahead of curve in frontend VLSI
- Anyone who wants to learn and implement pipelining concepts in field of computer architecture
VSD – Pipelining RISC-V with Transaction-Level Verilog Videos
Price History
-
There are no reviews yet.