Digital Timing Basics for VLSI Interview & SoC Design

Add your review
  • All prices mentioned above are in United States dollar.
  • This product is available at Udemy.
  • At udemy.com you can purchase Digital Timing Basics for VLSI Interview & SoC Design for only $1,199.00
  • The lowest price of Digital Timing Basics for VLSI Interview & SoC Design was obtained on March 27, 2026 12:30 am.

$24.99

Best deal at: udemy.comudemy.com
Buy for best price
Set Lowest Price Alert
×
Notify me, when price drops
Set Alert for Product: Digital Timing Basics for VLSI Interview & SoC Design - $1,199.00
Price history
×
Price history for Digital Timing Basics for VLSI Interview & SoC Design
Latest updates:
  • $1,199.00 - March 27, 2026
  • $24.99 - January 12, 2026
Since: January 12, 2026
  • Highest Price: $1,199.00 - March 27, 2026
  • Lowest Price: $24.99 - January 12, 2026
Add to wishlistAdded to wishlistRemoved from wishlist 0
Last updated on March 27, 2026 12:30 am
Digital Timing Basics for VLSI Interview & SoC Design
Digital Timing Basics for VLSI Interview & SoC Design

Description

Price history for Digital Timing Basics for VLSI Interview & SoC Design
Latest updates:
  • $1,199.00 - March 27, 2026
  • $24.99 - January 12, 2026
Since: January 12, 2026
  • Highest Price: $1,199.00 - March 27, 2026
  • Lowest Price: $24.99 - January 12, 2026

Didn't find the right price? Set price alert below

Set Alert for Product: Digital Timing Basics for VLSI Interview & SoC Design - $1,199.00

Digital Timing Basics for VLSI Interview & SoC Design

★★★★★
$1,199.00  in stock
Udemy.com
as of March 27, 2026 12:30 am

A VLSI Course on Timing Concepts frequently used in Physical Design (Static Timing Analysis - STA), RTL & Circuit Design

Created by: Learnin28days Academy
Online Academy by Industry Experts for Engineering Students
Rating:4.36 (575reviews)     3124students enrolled

What Will I Learn?

  • Basics of Flop & Latch Timings
  • Set-up, Hold, Clock to Q, Clock Skew
  • Set-up & Hold violation checks
  • Set-up & Hold violation fixes
  • Latency Minimization
  • Set-up & Hold Margin in Digital Ckts
  • Min & Max Path Analysis
  • Clock Gating
  • F-V Curve in SoC

Requirements

  • Knowledge of Flop functionality will suffice

Target audience

  • VLSI students
  • VLSI professionals
  • Electronics Engineer
  • Electrical Engineer
  • Physical Design Engineer
  • RTL Designer
  • Circuit Designer
  • Verification Engineer
  • SoC Designer

Price History

Price history for Digital Timing Basics for VLSI Interview & SoC Design
Latest updates:
  • $1,199.00 - March 27, 2026
  • $24.99 - January 12, 2026
Since: January 12, 2026
  • Highest Price: $1,199.00 - March 27, 2026
  • Lowest Price: $24.99 - January 12, 2026

Reviews (0)

User Reviews

0.0 out of 5
0
0
0
0
0
Write a review

There are no reviews yet.

Be the first to review “Digital Timing Basics for VLSI Interview & SoC Design”

Your email address will not be published. Required fields are marked *

Best Sellers News