Practical FPGA project design [UART]
Last updated on November 13, 2026 11:12 pmPractical FPGA project design [UART]
★★★★★
$449.00 in stock
Udemy.com
as of November 13, 2026 11:12 pm
Design of UART[Universal Asynchronous Receiver Transmitter], on FPGA using VHDL
Created by:
Ezeuko Emmanuel
Computer engineer
Computer engineer
Rating:4.39 (42reviews)
2152students enrolled
What Will I Learn?
- Simulate FPGA design using logism.
- design UART receiver on FPGA with vhdl code, and simulate on logism
- design UART transmitter on FPGA with vhdl code, and simulate on logism
- Learn how to simulate and design fpga circuits in logism
- design UART transceiver on FPGA with vhdl code, and simulate on logism
Requirements
- No external hardware needed. We would simulate the FPGA design in logism. Basic knowlegde of vhdl and how to use logism may be reuired.
Target audience
- Students with basic knowledge of VHDL, looking for a project to design
![Practical FPGA project design [UART]](https://img-c.udemycdn.com/course/480x270/4315538_fe38.jpg)

There are no reviews yet.