- 50% VSDOpen2018 – First ever online VLSI conference

VSDOpen2018 – First ever online VLSI conference

Add your review
  • All prices mentioned above are in United States dollar.
  • This product is available at Udemy.
  • At udemy.com you can purchase VSDOpen2018 - First ever online VLSI conference for only $449.00
  • The lowest price of VSDOpen2018 - First ever online VLSI conference was obtained on February 20, 2026 7:37 pm.

Original price was: $19.99.Current price is: $10.00.

Best deal at: udemy.comudemy.com
Buy for best price
Set Lowest Price Alert
×
Notify me, when price drops
Set Alert for Product: VSDOpen2018 - First ever online VLSI conference - $449.00
Add to wishlistAdded to wishlistRemoved from wishlist 0
Last updated on February 20, 2026 7:37 pm
VSDOpen2018 – First ever online VLSI conference
VSDOpen2018 – First ever online VLSI conference

Original price was: $19.99.Current price is: $10.00.

Description

-

Didn't find the right price? Set price alert below

Set Alert for Product: VSDOpen2018 - First ever online VLSI conference - $449.00

VSDOpen2018 - First ever online VLSI conference

★★★★★
$799.00
$449.00
 in stock
Udemy.com
as of February 20, 2026 7:37 pm

Conducted LIVE online on 27th October, 2018

Created by: Kunal Ghosh
Digital and Sign-off expert at VLSI System Design(VSD)
Rating:4.12 (45reviews)     3051students enrolled

What Will I Learn?

  • Semiconductor technology and design developed in Open source environment
  • Access to 6 symposia to cover all aspects of semiconductor technology with prime focus to build SoC using RISC-V CPU
  • Experience first online conference in VLSI and semiconductor industry
  • Illustration of exciting ways to build your CPU using all opensource EDA tools

Requirements

  • Current presence in VLSI industry is needed
  • Should be open to observe current trends happening in the field of RISC-V and open-source EDA

Target audience

  • Beginner with knowledge on Application oriented SoC using RISC-V as CPU, cloud FPGA
  • Anyone with knowledge on Clock tree strategy for complex RISC-V CPU to achieve best performance in terms of skew and pulse width
  • Anyone with knowledge on Floorplanning for RISC-V CPU like picoRV32/E31_coreplex_IP to achieve best area
  • Anyone with knowledge on PNR strategy for complex blocks/full chip to achieve best PPA and runtime
  • Anyone with knowledge on Layout/Characterization of standard cells/IP’s using Magic/Guna

Price History

-

Reviews (0)

User Reviews

0.0 out of 5
0
0
0
0
0
Write a review

There are no reviews yet.

Be the first to review “VSDOpen2018 – First ever online VLSI conference”

Your email address will not be published. Required fields are marked *

Best Sellers News